.#ü! 1' VERILOG°" $1ýü! 3 " $1þ 3 create_syntax_tableýü! 4" //  " 37 " $1þ - define_syntaxýü! 5# ([{# )]}" 40 " $1þ - define_syntaxýü! 6" 34" 34 " $1þ - define_syntaxýü! 8" 36" 92 " $1þ - define_syntaxýü! 9" 96" 92 " $1þ - define_syntaxýü" 10
* 0-9a-zA-Z_# 119 " $1þ - define_syntaxýü" 11/ -+0-9a-FA-F.xXL" 48 " $1þ - define_syntaxýü" 12( ,;.?:=<>" 44 " $1þ - define_syntaxýü" 13" 35" 35 " $1þ - define_syntaxýü" 14, %-+/&*<>|!~^" 43 " $1þ - define_syntaxýü" 15 " $1! 8þ 0 set_syntax_fla
gsýü" 18 " $14 IFINISOFTOifinisofto! 2þ / define_keywordsPýü" 19 " $1M ANDENDFORMAXMINOUTUSEandendformaxminoutreguse! 3þ / define_keywordsPýü" 20 " $1` CASEELSELOOPPORTTASKTHENWAITWIREcaseelseloopporttaskthenwaitwire! 4þ / define_keywordsPýü" 21 " $
1W BEGINEVENTINOUTINPUTINOUTWHILEbegineventinoutinputwhile! 5þ / define_keywordsPýü" 22 " $1’ ASSIGNBUFFERDOWNTOENTITYMODULEREPEATRETURNSIGNALASSIGNalwaysassignbufferdowntoentitymoduleoutputrepeatreturnsignal! 6þ / define_keywordsPýü" 23 " $1ž DEFAUL
TENDCASEENDTASKFOREVERINITIALINTEGERNEGEDGEPOSEDGESPECIFYdefaultendcaseendtaskforeverinitialintegernegedgeposedgespecify! 7þ / define_keywordsPýü" 24 " $1@ CONSTANTFUNCTIONconstantfunction! 8þ / define_keywordsPýü" 25 " $1V ENDMODULEPARAMETERSPECPARAM
endmoduleparameterspecparam! 9þ / define_keywordsPýü" 26 " $14 ENDSPECIFYendspecify" 10þ / define_keywordsP,*ü" 30 $ kmap+' VERILOG°$ kmapýü" 32 $ kmap" 40þ ( set_modeýü" 33 $ kmapþ 0 use_syntax_tableýü" 341 verilog_mode_hookþ . run_mode_hooksü" 28
y, verilog_mode